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Abstract 
Circuit fault simulation is a simulation technology analyzing the impact of component failure on circuit performance. 
This article focused on the fault judgment method based on EDA, proposed criterion tree which could accurately 
describe characteristic parameter values and logical relationship among criteria, and elaborately discussed the fault 
judgment process and fault judgment algorithm around the criterion tree. By case study, the method is proved to be 
accurate with high efficiency and strong applicability. 
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1. Introduction 
With the unceasing development of EDA (Electronic Design Automation), EDA tools can accomplish 
series of tasks ranging from circuit simulation to PCB layout. EDA-based circuit fault simulation is a 
technology that has been gradually developed on this foundation to be used for analyzing circuit 
reliability. With EDA simulation platform as the core, based on the normal circuit simulation model, the 
technology is used to establish the simulation model of main failure modes for components and inject the 
component failure and environmental factors into the normal circuit simulation model by means of fault 
injection to obtain failure response result through simulation. And then, according to designers’ 
requirements of circuit output characteristics, this technology will make fault judgment to determine the 
impact on circuit performance from the influencing factors and failure modes and thereby carry out 
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reliability analysis. It is an effective method for realizing integrated design and analysis of circuit 
reliability testing . 
This technology contains a total of three key parts, fault modeling, fault injection and fault judgment. 
Currently, circuit fault modeling and fault injection have been relatively mature, having made more 
significant achievements. Zhao Guangyan and her colleagues have discussed in detail in Article [1] and 
given a lot of results. However, as confused circuit and numerous simulation data, failure judgment 
technology has no scientific and systematic treatment method, which has greatly restricted the 
development of circuit fault simulation technology [2] . At present, failure judgment is realized mainly in 
two ways: First, manual comparison with the circuit signal parameters before and after injecting fault in 
both cases. This method is applied widely, but when comparable signals get more, the judgment 
efficiency decreases obviously. Second, to set several fixed signals algorithms and judgment logics in the 
simulation program, it is automatically judged by computer, but the way covers small parameter types 
with simple judgment logic. As the circuit size increasing, there are more and more device types, more 
and more data in fault simulation results. If a medium-sized analog-digital mixed circuit containing about 
100 components is injected into all the failure modes, the simulation records raise up to nearly a thousand. 
Faced with such a large number of simulation results, manually judging the impact of failure can’t meet 
the requirements; on the other hand, circuit output signal gets more and more complex, while a small 
amount of signal types and judgment algorithm have become unable to support the judgment for output 
signal of complex circuit. Therefore, complete and automatic judgment method is urgently needed in the 
field of circuit fault simulation. 
This article conducts in-depth study on judgment method, presents description method based on 
criterion tree, establishes the process of circuit fault judgment based on EDA simulation and also gives 
the specific algorithm. 
2.  Judgment Process of Circuit Fault Simulation 
Circuit fault judgment is in fact a process judging whether the results of the fault-injected circuit can 
meet the requirements of design specifications to estimate the system function status. EDA-based 
judgment of circuit fault simulation is a process judging the simulation signals output by the circuit. Its 
core is to extract different characteristic parameters according to different types of simulated signals, to 
build judgment logic according to the fault criterion, and further to judge the characteristic parameters of 
signals in compliance with the judgment logic and thus complete the functional judgments. 
Circuit failure judgment criterion is the given requirement of circuit functionality and performance in 
circuit technical specifications, mainly composed of judgment object and characteristic values. Judgment 
object is the signal node of the designated circuit, while characteristic value refers to the characteristic 
parameter of signal waveform, such as maximum, minimum and so on. In order to better describe the 
failure criteria and their mutual relations, this article defines a tree-shaped data structure—criterion tree, 
which organically combines the judgment criteria according to different layers and logics, and includes 
judgment object and characteristic values, and thereby obtains clear and intuitive effect and becomes easy 
to realize the judgment. 
Circuit fault simulation judgment is required to first describe designers’ specific requirements of 
circuit system function and status by criterion tree and then extract numerous characteristic values from 
simulation results of normal circuit to compare with the corresponding characteristic value of the criterion 
tree to verify whether the constructed criteria tree can meet the requirements, that is, criteria verification. 
Then, it is required to compare the above criteria tree with the fault-injected simulation results, and 
thereby give the impact of current failure on circuit system functions and status according to the overall 
situation of comparison. Specific judgment process is as shown in Figure 1: 
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1) Constructing a criterion tree: Criterion tree is a tree structure quantifying criterion and describing 
the logical relationship between the criteria. Including three parts, i.e. identification of judgment object, 
determination of characteristic values and building the judgment logics. 
   
Fig 1 Process flow chart of circuit failure judgment         Fig 2 Definition of Criterion Tree 
 
2) Criteria setting: Filling criterion tree, quantifying the leaf node in the criterion tree. 
3) Criteria verification: To work out its characteristic values by taking the normal circuit simulation 
results as the input, if it failed to meet the criteria requirements, please return to the previous step to adjust 
the settings; otherwise, it is required to save failure criteria to determine the fault circuit. The link 
contains closed-loop features in the field of control, when the failure criteria settings are inappropriate, 
please modify the failure criteria in advance by means of verification; otherwise, the judgment result 
based on erroneous criterion is not credible, by this mean, we can improve the accuracy of circuit failure 
judgment. 
4) Failure determination: Similar to failure criterion verification, work out the relevant characteristic 
values of fault-injected circuit in accordance with criteria tree and make a comparison. 
5) Result analysis: To determine the function and status of circuit systems and feedback the results to 
designers, and make reliability analysis accordingly. 
3. Criteria Tree 
Criteria tree can clearly describe the mutual logical relationship and quantify the criterion. Criteria 
tree is divided into three levels, namely, three kinds of criterion types: circuit-level criterion, signal-level 
criterion and parameter-level criterion, and various criteria are connected by logic gates to form a tree 
structure, as shown in Figure 2: 
1) Circuit-level criteria: It is a condition for judging whether the entire circuit is fault or not, which is 
composed of the combination of multiple signal-level criteria depending on different logic relations. 
2) Signal-level criterion: It is the condition for judging whether a certain output signal of a circuit 
board is fault or not, for example: the voltage signal of OUT point is Vout; current signal of R1 is I1. 
According to different types of signals (digital signals, analog signals, sinusoidal signals, DC signals, 
etc.), it is composed of multiple parameter-level criteria; 
param
eter
param
eter
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3) Parameter-level criterion: It is the judgment condition of specific characteristic parameters of each 
output signal, generally including the starting and ending time of parameters judgment and value range of 
parameters. For example, the maximum of voltage signal, its parameter-level criterion is subject to the 
beginning and ending time: [0.01s, 0.05s]; amplitude range: [0.5V, 1V]; 
4) Logic gate: It is the logic relations linking different signal-level criteria, expressed with circular 
symbols, the usual logical relations include "and" and "or." 
As a versatile data structure, criteria tree hierarchy can be expanded. When the circuit have more 
levels, the logic-level of criteria tree can be correspondingly increased, similarly, the logic gates of 
criteria are not limited to “and” “or”. 
4. Failure Judgment Algorithm  
Implementation of fault judgment is a process judging the impact of failures on system function status 
after injecting the fault into circuit. It is required to first work out the appropriate characteristic parameter 
values of fault-injected circuit in compliance with criterion setting, and then give the corresponding 
results according to the logic relations of criterion tree. The key is to work out the characteristic 
parameters and fault logic determination. 
4.1.  Work out characteristic parameters  
Characteristic parameters are some unique parameters used to identify the signal characteristics of 
circuit, if the characteristic parameter values of the two signals are all the same, the two signals are 
completely identical. Therefore, failure determination of circuit signal is converted into judging whether 
the characteristic parameter values can meet the requirements of the given criteria. Different types of 
signals have different characteristic parameters, the analog signal characteristic parameters including: 
period/frequency, mean, absolute mean, maximum/minimum value, RMS, phase angle, distortion, 
waveform factor, crest factor, and etc.; Commonly-used characteristic parameters of digital signals 
include: rise/fall time, slew rate, period, duty cycle, pulse width, delay time, up/down overshoot and so on. 
According to their different meanings and definitions, different characteristic parameters have 
different parameters algorithm. In the case of automatic judgment, it is required to resort to computer 
program to achieve different parameter algorithms according to the characteristics of EDA simulation 
data to obtain characteristic parameters. EDA employs the approach of discrete time series to express data 
[3], the horizontal axis is time, while vertical axis is sampling site value corresponding to each time point. 
Taking RMS as the example, the formula is as follows: 
∑+
=
=
Nm
mi
iRMS xNx
21   (1) 
4.2. Failure logic determination 
Fault determination based on criterion tree consists of two parts, parameter-level criterion and circuit / 
signal-level determination. The former is essentially a binary test, while the latter is the reasoning of 
logical failure. Binary test is a test respectively with an upper and lower criterion limits, and the test 
results correspond to the normal status and failure [4]. If the tested parameter is greater than the minimum 
criterion but less than the criterion maximum, the determination results are defined as normal; otherwise, 
the determination results will be deemed as defective. Parameter-level criterion is to limit the time range 
on the basis of binary testing, and finally give the determination results of the parameter-level criteria. 
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For EDA simulation results, it is required to operate the automatic judgment program to calculate the 
characteristic parameters within the starting time~ending time of parameters determination to determine 
whether the characteristic values fall into the value range allowed by parameter, if not, it is proved failure 
in meeting the technical requirements, recorded as a failure and expressed with xi=1; otherwise, it is 
proved to have met the technical requirements, recorded as normal, expressed with xi=0. 
Circuit/ signal-level determination is to make logical inference mainly according to logic relations in 
the criteria tree. Assuming that the determination results of each characteristic parameter is xi, the circuit 
fault judgment result is Φ(X), in which 
  (2) 
Determination logic of different logic gates are as the following: 
AND gate: ( ) ini xX 1=Π=Φ r   (3) 
OR gate: ( ) ( )∏
=
−−=Φ
n
i
ixX
1
11r   (4) 
n represents the number of parameter-level criterion. 
On the basis of known results of each parameter-level criterion, it is required to use the above rules to 
further analyse the logic relations of criteria tree, through a fixed ergodicity criteria, you can work out the 
logic value of top-level circuit-level criterion (1 or 0, i.e. failure or normal), give the determination results 
of the entire circuit. 
5. Application Case 
By taking digital-analog hybrid circuit osc producing cycle square wave signal as an example, it is 
required to apply the method discussed in this paper to make fault judgment. The circuit schematic 
diagram is as shown in Figure 3, the inverter, Schmitt trigger, resistors, capacitors, and JK trigger 
constitute oscillator circuit. The circuit signal-level criterion is set as I(R1), V(C1: 2) and OUT, among 
 Table 1 Parameter-level Criteria 
Judgment results  
Start End Lower Upper 
C1:open C1:short R1:open R1:drift 
I(R1) max 0us 8us 4 6 3 3.8 0 0.0053 
I(R1) min 0us 8us -6 -3.5 -1 3.7 0 -0.005 
V(C1) 0us 5us 3 4 3.4 0.02 0.017 3.84 
OUT 0us 10us 0.45 0.65 0.74 0 0 0.66 
them, I(R1), V(C1: 2) are periodic analog signals; OUT is digital signal, after the generation of reset 
signal RESET, OUT waveform is cycle-type square-wave signal. Parameter-level criteria are respectively 
selected as maximum / minimum values, pulse amplitude values and duty cycle, and characteristic values 
are in line with criteria requirements in normal circuit, criteria tree is as shown in Figure 4, the normal 
signal waveforms are as shown in Figure 5 (a), specific parameters settings are listed in Table 1. 
Select the simulation results of four kinds of failure modes i.e. C1 open circuit, C1 short circuit, R1 
open circuit, R1 parameter drift to make a determination [5] , parameter-level determination results are as 
shown in Table 1, in the column of judgment results, red means the failure, black means the normal. By 
taking C1 open-circuit mode as an example, the waveform is as shown in Figure 5 (b), the judgment 
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according to the logic relation of criteria tree prove that I(R1), OUT fault, V(C1: 2) normal, the circuit 
judgment result is failure. 
 
Fig 3 osc circuit schematic                                                        Fig 4 Criterion Tree  
 
  
Fig 5 (a) Waveform in Normal Circuit; (b) Waveform in Open Mode 
6. Conclusion 
The rapid development of EDA technology has not only brought about great help for electronic product 
design work, but also created favourable technical conditions for carrying out the reliability testing work 
of electronic products. This paper studied and proposed a complete set of EDA-based judgment method 
for circuit fault simulation technology. This method innovatively introduced criterion tree and archived 
the automatic fault judgment. At the same time, the method can also satisfy the judgment requirements for 
the massive circuit data and greatly improve the efficiency of judgment. 
In future research, we can also focus on expanding the type and algorithms of characteristic values, so 
that the criterion tree can get more generalities. 
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